View MC74LCX16240DTR2_748427.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

MC74LCX16374 Low-Voltage CMOS 16-Bit D-Type Flip-Flop
With 5 V-Tolerant Inputs and Outputs (3-State, Non-Inverting)
http://onsemi.com
The MC74LCX16374 is a high performance, non-inverting 16-bit D-type flip-flop operating from a 2.3 V to 3.6 V supply. The device is byte controlled. Each byte has separate Output Enable and Clock Pulse inputs. These control pins can be tied together for full 16-bit operation. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A VI specification of 5.5 V allows MC74LCX16374 inputs to be safely driven from 5.0 V devices. The MC74LCX16374 consists of 16 edge-triggered flip-flops with individual D-type inputs and 5.0 V-tolerant 3-state true outputs. The buffered clocks (CPn) and buffered Output Enables (OEn) are common to all flip-flops within the respective byte. The flip-flops will store the state of individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the OE LOW, the contents of the flip-flops are available at the outputs. When the OE is HIGH, the outputs go to the high impedance state. The OE input level does not affect the operation of the flip-flops.
Features
48 1
TSSOP-48 DT SUFFIX CASE 1201
MARKING DIAGRAM
48
* * * * * * * * * * * *
Designed for 2.3 to 3.6 V VCC Operation 6.2 ns Maximum tpd 5.0 V Tolerant - Interface Capability With 5.0 V TTL Logic Supports Live Insertion and Withdrawal IOFF Specification Guarantees High Impedance When VCC = 0 V LVTTL Compatible LVCMOS Compatible 24 mA Balanced Output Sink and Source Capability Near Zero Static Supply Current in All Three Logic States (20 mA) Substantially Reduces System Power Requirements Latchup Performance Exceeds 500 mA ESD Performance: Human Body Model >2000 V; Machine Model >200 V These are Pb-Free Devices*
LCX16374G AWLYYWW
1
A WL YY WW G
= Assembly Location = Wafer Lot = Year = Work Week = Pb-Free Package
ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.
*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.
(c) Semiconductor Components Industries, LLC, 2005
1
August, 2005 - Rev. 6
Publication Order Number: MC74LCX16374/D
MC74LCX16374
OE1 1 O0 2 O1 3 GND 4 O2 5 O3 6 VCC 7 O4 8 O5 9 GND 10 O6 11 O7 12 O8 13 O9 14 GND 15 O10 16 O11 17 VCC 18 O12 19 O13 20 GND 21 O14 22 O15 23 OE2 24 48 CP1 47 D0 46 D1 45 GND 44 D2 43 D3 42 VCC 41 D4 40 D5 39 GND 38 D6 37 D7 36 D8 35 D9 34 GND 33 D10 32 D11 31 VCC 30 D12 29 D13 28 GND 27 D14 26 D15 25 CP2 D7 37 D6 38 D5 40 D4 41 nCP D nCP D nCP D nCP D Q D3 43 nCP D Q 6 O3 D11 32 nCP D nCP D nCP D nCP D nCP D Q 17 O11 D2 44 nCP D Q 5 O2 D10 33 nCP D Q 16 O10 D1 46 nCP D Q 3 O1 35 nCP D Q 14 O9 D0 OE1 CP1 1 48 nCP D 2 O0 OE2 CP2 Q 24 25 nCP D 13 O8
47
D8
36
Q
D9
8
O4
D12
30
Q
19
O12
Q
9
O5
D13
29
Q
20
O13
Q
11
O6
D14
27
Q
22
O14
Q
12
O7
D15
26
Q
23
O15
Figure 1. Pinout: 48-Lead (Top View)
Figure 2. Logic Diagram
Table 1. PIN NAMES
Pins OEn CPn D0-D15 O0-O15 Function Output Enable Inputs Clock Pulse Inputs Inputs Outputs
TRUTH TABLE
Inputs CP1 L X H L Z X = = = = = OE1 L L L H D0:7 H L X X Outputs O0:7 H L O0 Z CP2 L X Inputs OE2 L L L H D8:15 H L X X Outputs O8:15 H L O0 Z
High Voltage Level Low Voltage Level High Impedance State Low-to-High Transition High or Low Voltage Level and Transitions Are Acceptable; for ICC reasons, DO NOT FLOAT Inputs
http://onsemi.com
2
MC74LCX16374
ORDERING INFORMATION
Device MC74LCX16374DT MC74LCX16374DTG MC74LCX16374DTR2 M74LCX16374DTR2G Package TSSOP-48* TSSOP-48* TSSOP-48* TSSOP-48* Shipping 39 Units / Rail 39 Units / Rail 2500 / Tape & Reel 2500 / Tape & Reel
For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. *This package is inherently Pb-Free.
MAXIMUM RATINGS
Symbol VCC VI VO Parameter DC Supply Voltage DC Input Voltage DC Output Voltage Value -0.5 to +7.0 -0.5 VI +7.0 -0.5 VO +7.0 -0.5 VO VCC + 0.5 IIK IOK DC Input Diode Current DC Output Diode Current -50 -50 +50 IO ICC IGND TSTG DC Output Source/Sink Current DC Supply Current Per Supply Pin DC Ground Current Per Ground Pin Storage Temperature Range 50 100 100 -65 to +150 Output in 3-State Output in HIGH or LOW State. (Note 1) VI < GND VO < GND VO > VCC Condition Unit V V V V mA mA mA mA mA mA C
Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected. 1. IO absolute maximum rating must be observed.
RECOMMENDED OPERATING CONDITIONS
Symbol VCC VI VO IOH Supply Voltage Input Voltage Output Voltage HIGH Level Output Current (HIGH or LOW State) (3-State) VCC = 3.0 V - 3.6 V VCC = 2.7 V - 3.0 V VCC = 2.3 V - 2.7 V VCC = 3.0 V - 3.6 V VCC = 2.7 V - 3.0 V VCC = 2.3 V - 2.7 V -40 0 Parameter Operating Data Retention Only Min 2.0 1.5 0 0 0 Typ 2.5, 3.3 2.5, 3.3 Max 3.6 3.6 5.5 VCC 5.5 - 24 - 12 -8 + 24 + 12 +8 +85 10 Unit V V V mA
IOL
LOW Level Output Current
mA
TA Dt/DV
Operating Free-Air Temperature Input Transition Rise or Fall Rate, VIN from 0.8 V to 2.0 V, VCC = 3.0 V
C ns/V
http://onsemi.com
3
MC74LCX16374
DC ELECTRICAL CHARACTERISTICS
TA = -40C to +85C Symbol VIH Characteristic HIGH Level Input Voltage (Note 2) Condition 2.3 V VCC 2.7 V 2.7 V VCC 3.6 V VIL LOW Level Input Voltage (Note 2) 2.3 V VCC 2.7 V 2.7 V VCC 3.6 V VOH HIGH Level Output Voltage 2.3 V VCC 3.6 V; IOL = 100 mA VCC = 2.3 V; IOH = -8 mA VCC = 2.7 V; IOH = -12 mA VCC = 3.0 V; IOH = -18 mA VCC = 3.0 V; IOH = -24 mA VOL LOW Level Output Voltage 2.3 V VCC 3.6 V; IOL = 100 mA VCC = 2.3 V; IOL= 8 mA VCC = 2.7 V; IOL= 12 mA VCC = 3.0 V; IOL = 16 mA VCC = 3.0 V; IOL = 24 mA II IOZ IOFF ICC Input Leakage Current 3-State Output Current Power-Off Leakage Current Quiescent Supply Current 2.3 V VCC 3.6 V; 0 V VI 5.5 V 2.3 VCC 3.6 V; 0V VO 5.5 V; VI = VIH or V IL VCC = 0 V; VI or VO = 5.5 V 2.3 VCC 3.6 V; VI = GND or VCC 2.3 VCC 3.6 V; 3.6 VI or VO 5.5 V DICC Increase in ICC per Input 2.3 VCC 3.6 V; VIH = VCC - 0.6 V VCC - 0.2 1.8 2.2 2.4 2.2 0.2 0.6 0.4 0.4 0.55 5.0 5.0 10 20 20 500 mA mA mA mA mA mA V Min 1.7 2.0 0.7 0.8 V V Max Unit V
2. These values of VI are used to test DC electrical characteristics only.
AC CHARACTERISTICS tR = tF = 2.5 ns; CL = 50 pF; RL = 500 W
TA = -40C to +85C VCC = 3.3 V 0.3 V CL = 50 pF Symbol fmax tPLH tPHL tPZH tPZL tPHZ tPLZ ts th tw tOSHL tOSLH Parameter Clock Pulse Frequency Propagation Delay CP to On Output Enable Time to High and Low Level Output Disable Time From High and Low Level Setup Time, HIGH or LOW Dn to CP Hold Time, HIGH or LOW Dn to CP CP Pulse Width, HIGH Output-to-Output Skew (Note 3) Waveform 1 1 2 2 1 1 3 Min 170 1.5 1.5 1.5 1.5 1.5 1.5 2.5 1.5 3.0 1.0 1.0 6.2 6.2 6.1 6.1 6.0 6.0 1.5 1.5 1.5 1.5 1.5 1.5 2.5 1.5 3.0 6.5 6.5 6.3 6.3 6.2 6.2 1.5 1.5 1.5 1.5 1.5 1.5 3.0 2.0 3.5 7.4 7.4 7.9 7.9 7.2 7.2 Max VCC = 2.7 V CL = 50 pF Min Max VCC = 2.5 V 0.2 V CL = 30 pF Min Max Unit MHz ns ns ns ns ns ns ns
3. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tOSHL) or LOW-to-HIGH (tOSLH); parameter guaranteed by design.
http://onsemi.com
4
MC74LCX16374
DYNAMIC SWITCHING CHARACTERISTICS
TA = +25C Symbol VOLP VOLV Characteristic Dynamic LOW Peak Voltage (Note 4) Dynamic LOW Valley Voltage (Note 4) Condition VCC = 3.3 V, CL = 50 pF, VIH = 3.3 V, VIL = 0 V VCC = 2.5 V, CL = 30 pF, VIH = 2.5 V, VIL = 0 V VCC = 3.3 V, CL = 50 pF, VIH = 3.3 V, VIL = 0 V VCC = 2.5 V, CL = 30 pF, VIH = 2.5 V, VIL = 0 V Min Typ 0.8 0.6 -0.8 -0.6 Max Unit V V V V
4. Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.
CAPACITIVE CHARACTERISTICS
Symbol CIN COUT CPD Parameter Input Capacitance Output Capacitance Power Dissipation Capacitance Condition VCC = 3.3 V, VI = 0 V or VCC VCC = 3.3 V, VI = 0 V or VCC 10 MHz, VCC = 3.3 V, VI = 0 V or VCC Typical 7 8 20 Unit pF pF pF
VCC VCC Dn ts CPn Vmo 0V fmax tPLH, tPHL VOH On Vmo VOL WAVEFORM 1 - PROPAGATION DELAYS, SETUP AND HOLD TIMES tR = tF = 2.5 ns, 10% to 90%; f = 1 MHz; tW = 500 ns On Vmo VHZ VOL WAVEFORM 2 - OUTPUT ENABLE AND DISABLE TIMES tR = tF = 2.5 ns, 10% to 90%; f = 1 MHz; tW = 500 ns VCC CPn Vmi tw Vmi 0V VCC Vmo 0V WAVEFORM 3 - PULSE WIDTH tR = tF = 2.5 ns (or fast as required) from 10% to 90%; Output requirements: VOL 0.8 V, VOH 2.0 V tPZL tPLZ th VCC On Vmo Vmi 0V tPZH tPHZ VOH VHZ OEn Vmi Vmi 0V
tw CPn Vmo
Figure 3. AC Waveforms Table 2. AC WAVEFORMS
VCC Symbol Vmi Vmo VHZ VLZ 3.3 V 0.3 V 1.5 V 1.5 V VOL + 0.3 V VOH - 0.3 V 2.7 V 1.5 V 1.5 V VOL + 0.3 V VOH - 0.3 V 2.5 V + 0.2 V VCC / 2 VCC / 2 VOL + 0.15 V VOH - 0.15 V
http://onsemi.com
5
MC74LCX16374
VCC R1 CL RL 6 V or VCC x 2 OPEN GND
PULSE GENERATOR RT
DUT
Figure 4. Test Circuit
Table 3. TEST CIRCUIT
TEST tPLH, tPHL tPZL, tPLZ Open Collector/Drain tPLH and tPHL tPZH, tPHZ CL = CL = RL = RT = SWITCH Open 6 V at VCC = 3.3 0.3 V 6 V at VCC = 2.5 0.2 V 6V GND
50 pF at VCC = 3.3 0.3 V or equivalent (includes jig and probe capacitance) 30 pF at VCC = 2.5 0.2 V or equivalent (includes jig and probe capacitance) R1 = 500 W or equivalent ZOUT of pulse generator (typically 50 W)
http://onsemi.com
6
MC74LCX16374
PACKAGE DIMENSIONS
TSSOP-48 DT SUFFIX CASE 1201-01 ISSUE A
48X
K REF 0.12 (0.005)
M
TU
S
V
S
K K1 J J1
48
25
M
SECTION N-N L B -U- N
1 24
NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. 5. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 6. DIMENSIONS A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-. DIM A B C D F G H J J1 K K1 L M MILLIMETERS MIN MAX 12.40 12.60 6.00 6.20 --- 1.10 0.05 0.15 0.50 0.75 0.50 BSC 0.37 --- 0.09 0.20 0.09 0.16 0.17 0.27 0.17 0.23 7.95 8.25 0_ 8_ INCHES MIN MAX 0.488 0.496 0.236 0.244 --- 0.043 0.002 0.006 0.020 0.030 0.0197 BSC 0.015 --- 0.004 0.008 0.004 0.006 0.007 0.011 0.007 0.009 0.313 0.325 0_ 8_
0.254 (0.010)
PIN 1 IDENT.
A -V-
N F DETAIL E M 0.25 (0.010)
D 0.076 (0.003) -T- SEATING
PLANE
C DETAIL E G H
http://onsemi.com
7
EEE CCC EEE CCC
TU
S
-W-
MC74LCX16374
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850 ON Semiconductor Website: http://onsemi.com Order Literature: http://www.onsemi.com/litorder For additional information, please contact your local Sales Representative.
http://onsemi.com
8
MC74LCX16374/D

▲Up To Search▲

Price & Availability of MC74LCX16240DTR2

	To Download MC74LCX16240DTR2 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .